Skip to content

Changes

Page history
Update Batch 2 samples authored by D M S Sultan's avatar D M S Sultan
Show whitespace changes
Inline Side-by-side
ATLASPix1/Batch-2-samples.md
View page @ 41e47a52
......@@ -34,3 +34,9 @@
![P_20180625_123919_vHDR_Auto](/uploads/c91109a7de8507905c7abb9ceedbd2bb/P_20180625_123919_vHDR_Auto.jpg)
All the chips from the above box are used already!
![P_20180802_162700](/uploads/0c810828251b32049a5ae04d9994e8fd/P_20180802_162700.jpg)
* Wafer 06 is fully processed with DBG dicing and thinning process. Substrate resistivity is ~20 Ω.cm.
![P_20181108_132114](uploads/60631ed2291193098475e9b457f94912/P_20181108_132114.jpg)
* Wafer 07 is fully processed with DBG dicing and thinning process. Substrate resistivity is ~80 Ω.cm.
![P_20181108_100433](uploads/012cdb45dd92c9bc82113185d100e9aa/P_20181108_100433.jpg)