Skip to content
GitLab
Explore
Sign in
Open
10
Merged
490
Closed
100
All
600
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Added FELIG and FMEMU files to VUnit and sigasi files, so changes in FELIX...
!561
· created
Jun 18, 2024
by
Frans Schreuder
Closed
1
updated
Jul 08, 2024
Moved register map yaml files into regmap repository and updated scripts
!560
· created
Jun 14, 2024
by
Frans Schreuder
master
Merged
updated
Jun 18, 2024
Resolve FLX-2424 "Phase2/ move regmap yaml"
!559
· created
Jun 14, 2024
by
Frans Schreuder
Merged
updated
Jun 18, 2024
Added FELIG and FMEMU files to VUnit and sigasi files, so changes in FELIX...
!558
· created
Jun 14, 2024
by
Frans Schreuder
Merged
updated
Jun 21, 2024
Resolve FLX-2350 "Phase2/ vivado 2024 1"
!557
· created
Jun 12, 2024
by
Frans Schreuder
Merged
updated
Jun 27, 2024
Resolve FLX-2407 "Phase2/ n loop trickle mem playback"
!556
· created
May 30, 2024
by
Matt Warren
Merged
4
updated
Jun 18, 2024
adding a helper script to generate an Excel report for the utilization
!555
· created
May 28, 2024
by
Marius Wensing
Merged
updated
Jun 07, 2024
Fixed the framing error in case of a missing EOC or SOC character in 8b10b GBT...
!554
· created
May 25, 2024
by
Frans Schreuder
Merged
updated
Jun 18, 2024
Updated Core1990 (17-05-24 master), signals in decoding and the core1990 fileset
!553
· created
May 23, 2024
by
Frans Schreuder
Merged
updated
Jul 08, 2024
Resolve FLX-2355
!552
· created
May 21, 2024
by
Frans Schreuder
Merged
2
updated
Jul 05, 2024
Draft: connected lti rx to tx channel to front-end. added a select_output variable...
!551
· created
May 15, 2024
by
Frans Schreuder
Closed
updated
Nov 07, 2024
Resolve FLX-1592 "Phase2/ firmware mode felig strip"
!550
· created
May 15, 2024
by
Frans Schreuder
Merged
1
updated
May 24, 2024
Release 4.14
!549
· created
May 07, 2024
by
Frans Schreuder
master
Merged
updated
May 21, 2024
Fixed if-generate statement for the case where automatic clock switch is false...
!548
· created
May 06, 2024
by
Frans Schreuder
master
Merged
updated
May 06, 2024
Draft: Release 4.14
!547
· created
May 03, 2024
by
Frans Schreuder
master
Closed
updated
May 03, 2024
Changed reset for BUFG_GT in FMEMU and added bifurcation support. Also added...
!546
· created
May 01, 2024
by
Frans Schreuder
Merged
updated
May 02, 2024
Ease timing in is_soc (is Start Of Chunk) calculation
!545
· created
Apr 24, 2024
by
Frans Schreuder
Merged
updated
Apr 25, 2024
FLX-2368: Re-enabled processing of tkeep for non-multiples of 4 bytes for all...
!544
· created
Apr 23, 2024
by
Frans Schreuder
Merged
updated
Apr 24, 2024
commented reset out since setting count to 0 resets the state machine and...
!543
· created
Apr 18, 2024
by
Frans Schreuder
Merged
updated
Apr 19, 2024
FLX-2368: Re-enabled processing of tkeep for non-multiples of 4 bytes for all...
!542
· created
Apr 18, 2024
by
Frans Schreuder
Closed
updated
Apr 23, 2024
Prev
1
2
3
4
5
6
7
…
30
Next
