Skip to content
GitLab
Explore
Sign in
Open
0
Merged
46
Closed
5
All
51
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Federico dev
!11
· created
Dec 04, 2021
by
Federico Morodei
Merged
updated
Dec 04, 2021
Minor changes
!10
· created
Dec 01, 2021
by
Federico Morodei
Merged
updated
Dec 01, 2021
fixed compilation issues
!9
· created
Nov 30, 2021
by
Iacopo Longarini
Merged
updated
Dec 12, 2024
Elena
!8
· created
Nov 29, 2021
by
Elena Pompa Pacchi
Merged
Approved
updated
Nov 29, 2021
Modified paragraph 2.5.1 and 2.5.2
!7
· created
Nov 29, 2021
by
Federico Morodei
Merged
Approved
updated
Nov 29, 2021
Elena
!6
· created
Nov 26, 2021
by
Elena Pompa Pacchi
Closed
updated
Nov 29, 2021
Readout part merging
!5
· created
Nov 26, 2021
by
Matteo Bauce
Merged
updated
Nov 26, 2021
RO dev
!4
· created
Nov 25, 2021
by
Matteo Bauce
Closed
updated
Nov 25, 2021
Federico dev
!3
· created
Nov 17, 2021
by
Federico Morodei
Merged
updated
Nov 17, 2021
Added LPGBT_FPGA_project
!2
· created
Oct 30, 2021
by
Federico Morodei
Merged
updated
Nov 02, 2021
added script for standalone trigger and scripts for converting into VHDL input
!1
· created
Jul 21, 2021
by
Francesco Armando Di Bello
Merged
Approved
updated
Jul 21, 2021
Prev
1
2
3
Next