-
IDR_2023_03_27e0254183 · ·
This is the post IDR version of SL firmware, compatible with V2 SL prototype
-
PDR_2021_12_7dd0465ea · ·
This is the version referring to the preliminary design review. Base clock is 400MHz.
This is the post IDR version of SL firmware, compatible with V2 SL prototype
Updated version of the readout firmware with RAMs.
This is the version referring to the preliminary design review. Base clock is 400MHz.