Skip to content
GitLab
Explore
Sign in
Open
3
Merged
57
Closed
5
All
65
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
HDL: Initialize signals with preset value if it exists
!64
· created
Dec 19, 2024
by
Clement Viken Zrounba
18
1
updated
Jan 10, 2025
Unroll submaps when generating constants, if `include == True`
!63
· created
Dec 12, 2024
by
Clement Viken Zrounba
3
updated
Dec 16, 2024
Fixing ilog2 functions for efficiency and support for more than 32-bit values
!54
· created
Oct 09, 2023
by
Andre Pinho
2
updated
Nov 15, 2023