[WR-dev]: Remove 100MHz clock from default sys_pll, the PHY reconf module of...
[WR-dev]: Remove 100MHz clock from default sys_pll, the PHY reconf module of the ArriaV can work with 125MHz as well. Also fix timing constraints after renaming of module instantiations
wr-cores @ 811b35de
Please register or sign in to comment