Explore projects
-
-
-
silab / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53 readout chips
Updated -
Ola Slettevoll Groettvik / UVVM_All
MIT LicenseOpen Source VHDL Verification Component Framework for making structured VHDL testbenches for verification of FPGA and ASIC.
Updated -
Wrapper code to integrate the particle flow HLS code into mp7fw.
Updated -
Flavio Pisani / ib_flit_sim
Affero General Public License v1.0Fork of the ib_flit_sim project by Mellanox
Updated -
NSWelectronics / vmm_boards_firmware
GNU General Public License v3.0 onlyFirmware used for the readout and configuration of the VMM ASIC, a special chip tailored for the needs of ATLAS NSW upgrade.
Updated -
Code repository for the MCH upgrade electronics including SOLAR/CRU/GRORC
Updated -
-
-
Petalinux configuration and binaries for the reference implementation of the White Rabbit PTP Core (https://www.ohwr.org/projects/wr-cores/wiki/Wrpc_core)
Updated -
Simulation of a pixel at the edge of an ATLAS IBL Sensor. Long pixel + Guard Ring structure. The process simulation can produce a 2D or 3D model using the same GDS file and process description in sprocess.
ICWB is use to process the GDS mask file
Updated -
Updated
-
Andrea Paterno / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
Project containing design files for my experimentation with the GBT link
Updated -
Francesco Crescioli / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
-