Skip to content
GitLab
Explore
Sign in
v0.2.16
efex@cern.ch
b742e1b2
·
Add ipbus clock to simulation and decrease input RAM to central 24 Memories
·
Dec 17, 2019
'Official_version_0.2.16'