Skip to content
GitLab
Explore
Sign in
v0.4.17
efex@cern.ch
af6f08b6
·
Fix unconnected 32nd pin in FPGA3
·
Dec 05, 2020
'Official_version_0.4.17'
