Skip to content
GitLab
Explore
Sign in
Open
4
Merged
4
Closed
1
All
9
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Convert async resets to sync resets
!9
· created
Mar 07, 2024
by
Jon Wilson
1
updated
Mar 07, 2024
IC RX FIFO empty signal update
!8
· created
Aug 31, 2022
by
Martim Rosado
6
updated
Sep 16, 2022
Fixed excessive length of the s1 state
!6
· created
Sep 13, 2019
by
Jon Wilson
Added a "ready" output signal for the TX side of the SCA core
!4
· created
Sep 13, 2019
by
Jon Wilson
updated
Sep 26, 2019