first release with two axi interfaces. One for register and one for coast memory access
IP core used for DDR4MemoryPerfTest simulation