Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Open sidebar
LHCb
Allen
Merge requests
Open
8
Merged
138
Closed
5
All
151
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
Created date
Priority
Created date
Updated date
Milestone due date
Popularity
Label priority
Merged date
Closed date
Title
Fix multiple raw event locations in TransposeRawBanks
!850
· created
Apr 26, 2022
by
Roel Aaij
RTA
bug fix
ci-test-triggered
20
updated
May 16, 2022
WIP: Add some information about tracks and SVs to StdInfo
!837
· created
Apr 12, 2022
by
Thomas Boettcher
RTA
ci-test-triggered
20
updated
May 11, 2022
Use proper bank size instead of offsets throughout and propagate bank types
!814
· created
Mar 22, 2022
by
Roel Aaij
Core
Decoding
FEST
RTA
ci-test-triggered
36
updated
May 17, 2022
Hlt1 Calo DiCluster Line
6 of 6 tasks completed
!807
· created
Mar 16, 2022
by
Murilo Santana Rangel
Calo
RTA
ci-test-triggered
hlt1-throughput-decreased
hlt2-throughput-decreased
22
updated
May 18, 2022
Dielectron line with no IP cuts (2)
!774
· created
Feb 18, 2022
by
Daniel Johnson
RTA
ci-test-triggered
hlt1-throughput-decreased
156
updated
May 16, 2022
HLT1 Lumi Line
!743
· created
Jan 24, 2022
by
Shu Xian
Luminosity
RTA
ci-test-triggered
hlt1-throughput-decreased
65
updated
May 17, 2022
Implement routing bits
!689
· created
Oct 14, 2021
by
Christina Agapopoulou
Persistency
RTA
ci-test-triggered
new feature
76
updated
May 18, 2022
SMOG2 trigger lines and prefilters
!602
· created
Jul 05, 2021
by
Saverio Mariani
RTA
ci-test-triggered
76
updated
May 18, 2022
