Resetting the command encoder always reconfigures the command clock

The FPGA register which keeps track of the Si570 configuration status is cleared when the command encoder is reset.

This leads to a reconfiguration of the reference clock and a link loss due to a short glitch on the command stream.

The register has to be unaffected by the module reset. Same applies for the cdr_bypass mode register.