Skip to content
GitLab
Explore
Sign in
tmrg
tmrg
Merge requests
Open
7
Merged
45
Closed
5
All
57
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Resolve "Multiple for loops per generate block not supported"
!79
· created
Dec 02, 2019
by
Szymon Kulis
bug
confirmed
Merged
Approved
2
updated
Dec 03, 2019
Resolve "Bug in processing nested generate/if statements"
!92
· created
Jul 06, 2020
by
Szymon Kulis
bug
Merged
3
updated
Jul 06, 2020
Fix formatter bug in generate if/else
!94
· created
Jul 08, 2020
by
Szymon Kulis
bug
Merged
Approved
3
updated
Jul 08, 2020
Resolve "Bug in force/release handling"
!96
· created
Aug 26, 2020
by
Szymon Kulis
bug
Merged
Approved
2
updated
Aug 27, 2020
Resolve "Voter and fanout definitions not compatible with default_nettype none"
!99
· created
Dec 07, 2020
by
Szymon Kulis
bug
Merged
Approved
3
updated
Dec 08, 2020
Resolve "Directive default_nettype not supported"
!98
· created
Dec 07, 2020
by
Szymon Kulis
bug
confirmed
Merged
Approved
3
updated
Dec 08, 2020
Resolve "Single line comment after any directive causes tmrg to discard that directive which causes the parser to output an error or wrong code"
!100
· created
Feb 15, 2021
by
Szymon Kulis
bug
Merged
Approved
2
updated
Feb 15, 2021
Underscore in identifier name
!106
· created
Mar 16, 2021
by
Szymon Kulis
bug
Merged
0
updated
Mar 16, 2021
Resolve "Incorrect output when port names are similar"
!109
· created
Apr 12, 2021
by
Szymon Kulis
bug
confirmed
Merged
0
updated
Apr 12, 2021
Resolve "TMRG does not correctly triplicate generate-for loops for"
!137
· created
Jan 27, 2022
by
Szymon Kulis
FNAL wishlist
SystemVerilog
bug
Merged
Approved
1
updated
Jan 28, 2022
Resolve "TMRG inverts import/localparam order in triplicated file"
!142
· created
Feb 14, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
bug
Merged
Approved
6
updated
Feb 18, 2022
Draft: Resolve "Generate-for-loop failing with begin-end delimiter missing"
!141
· created
Feb 04, 2022
by
Matteo Lupi
SystemVerilog
bug
1 left
1
updated
Feb 21, 2022
Allow params in library files
!144
· created
Feb 23, 2022
by
Szymon Kulis
bug
Merged
Approved
0
updated
Feb 23, 2022
Resolve "Expressions in case items are not output correctly"
!149
· created
Oct 07, 2022
by
Marco Andorno
bug
Merged
Approved
2
updated
Oct 07, 2022
Resolve "TMRG blocking procedural assingment"
!151
· created
Oct 11, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
bug
confirmed
Merged
Approved
2
updated
Oct 12, 2022
WIP: Improve macros
!101
· created
Feb 17, 2021
by
Szymon Kulis
bug
1
updated
Jan 31, 2023
Parameter integer
!156
· created
Mar 16, 2023
by
Szymon Kulis
FNAL wishlist
SystemVerilog
bug
Merged
Approved
0
updated
Mar 17, 2023
Function automatic
!157
· created
Mar 16, 2023
by
Szymon Kulis
FNAL wishlist
bug
Merged
Approved
0
updated
Mar 17, 2023
Resolve: Add integer type for inline assignment
!158
· created
Mar 17, 2023
by
Szymon Kulis
FNAL wishlist
bug
Merged
Approved
0
updated
Mar 20, 2023
Resolve "add support for label after end statement"
!160
· created
Mar 30, 2023
by
Szymon Kulis
bug
Merged
Approved
3
updated
Mar 30, 2023
Prev
1
2
3
Next