Skip to content
GitLab
Explore
Sign in
Open
0
Merged
8
Closed
0
All
8
Merge trains
Recent searches
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Reworking boreal architecture
!15
· created
Aug 05, 2024
by
Younes Otarid
Feature
Format
Merged
updated
Aug 05, 2024
Refine boreal-manager
!14
· created
Jul 04, 2024
by
Younes Otarid
Documentation
Feature
Format
Merged
updated
Jul 04, 2024
factorised hierarchical structure for multi-board support
!10
· created
May 24, 2024
by
Younes Otarid
Feature
Format
Merged
updated
May 24, 2024
Extending support for ZCU102 board
!7
· created
Apr 03, 2024
by
Younes Otarid
Feature
Format
Simulation
Merged
updated
Apr 04, 2024
Encapsulating AXI4Lite bus signals into a VHDL record type
!6
· created
Mar 20, 2024
by
Younes Otarid
Format
Merged
updated
Mar 20, 2024
Separating the design hierarchy for multiple board support
!3
· created
Mar 10, 2024
by
Younes Otarid
Feature
Format
Merged
updated
Mar 10, 2024
including all caribou i/o in the design + reworking constraints setting
!1
· created
Feb 19, 2024
by
Younes Otarid
Feature
Format
Merged
updated
Mar 06, 2024
Code tree restructuring
!2
· created
Mar 06, 2024
by
Younes Otarid
Format
Merged
updated
Mar 06, 2024