Skip to content

DESYER1

Jona Dilg requested to merge jdilg/pearyfork:DESYER1 into master
  • added DESYER1 device skeleton
  • set up bias voltages and currents, tested on test board
  • added rough structure for slow-control (will be flashed out once the FPGAs have been programmed)

Merge request reports