Remove the last (?) left-over Xilinx-licensed files from the repo
During !18 (merged) it turns out that we overlooked the example design files. Those are also Xilinx-licensed.
These changes recreate the example projects associated with the IP cores when these are recreated. And then the 'core' example files are copied along with the regenerated core files.