Skip to content
GitLab
Explore
Sign in
Open
10
Merged
476
Closed
98
All
584
Merge trains
Recent searches
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
connected lti rx to tx channel to front-end. added a select_output variable...
!583
· created
Oct 07, 2024
by
Frans Schreuder
updated
Oct 10, 2024
lots of cleanup, and removed some registers for Linkwrapper
!580
· created
Sep 26, 2024
by
Frans Schreuder
updated
Oct 01, 2024
Add new features to direct mode (FLX-2455) and push register map to 5.3
!579
· created
Sep 25, 2024
by
Frans Schreuder
updated
Sep 26, 2024
Added condition for GBT_CHANNEL_DISABLE in lpgbt wrapper and decoding gearbox
!578
· created
Sep 06, 2024
by
Frans Schreuder
updated
Sep 06, 2024
Draft: TB skips BC-gating and ASIC reg RW masking checks when not included in the...
!575
· created
Jul 31, 2024
by
Frans Schreuder
updated
Jul 31, 2024
Draft: Resolve FLX-2417 "Phase2/ linksharingmultiplexing"
!572
· created
Jul 18, 2024
by
Marius Wensing
updated
Jul 24, 2024
Draft: connected lti rx to tx channel to front-end. added a select_output variable...
!551
· created
May 15, 2024
by
Frans Schreuder
updated
May 23, 2024
Draft: phase2/FLX-1592_feligFLX712_ITkStripsEmu_2024
!539
· created
Mar 26, 2024
by
Frans Schreuder
2
updated
Oct 08, 2024
Draft: Implemented a very simple IDLE detection circuit to see whether a HDLC e-link is aligned.
!516
· created
Nov 16, 2023
by
Frans Schreuder
updated
Nov 16, 2023
Resolve FLX-1886 "Phase2/ flx182 virtual network"
!499
· created
Aug 09, 2023
by
Frans Schreuder
updated
Oct 10, 2024
