Skip to content
GitLab
Explore
Sign in
atlas-tdaq-felix
firmware
Merge requests
Open
10
Merged
457
Closed
95
All
562
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
This should fix FLX-1716
!297
· created
Oct 05, 2021
by
Frans Schreuder
master
Merged
0
updated
Oct 06, 2021
The toplevel VHDL files for BNL712 did not have the Si5345_RSTN pin, this was...
!294
· created
Sep 23, 2021
by
Frans Schreuder
master
Merged
0
updated
Oct 05, 2021
Fix for FLX-1715: DATA_WIDTH dependency for sorting memory mem_addra calculation
!295
· created
Sep 29, 2021
by
Frans Schreuder
Merged
0
updated
Oct 05, 2021
fixed pin for SI5345 reset register as per BNL712 schematics
!293
· created
Sep 23, 2021
by
Marco Trovato
Merged
0
updated
Sep 24, 2021
Resolve FLX-1705 "Phase2/ yarr debug register split"
!289
· created
Sep 20, 2021
by
Frans Schreuder
Merged
0
updated
Sep 21, 2021
Resolve FLX-1669 "Phase2/ fmemuramtoxpm"
!290
· created
Sep 20, 2021
by
Frans Schreuder
Merged
0
updated
Sep 21, 2021
Pixel Flavor builds with 24 channels
!291
· created
Sep 20, 2021
by
Marco Trovato
Merged
3
updated
Sep 21, 2021
Added sys clock 1 (pcie refclk) for endpoint 1 to constraints for BNL711
!287
· created
Sep 20, 2021
by
Frans Schreuder
master
Merged
0
updated
Sep 20, 2021
Fixed internal emulator for LPGBT mode, added some changes from the...
!284
· created
Aug 31, 2021
by
Frans Schreuder
Merged
3
updated
Sep 16, 2021
Merge master and add CDC
!286
· created
Sep 03, 2021
by
Frans Schreuder
Merged
0
updated
Sep 08, 2021
Phase2/strips update
!285
· created
Sep 02, 2021
by
Elena Zhivun
Merged
0
updated
Sep 03, 2021
Resolve FLX-1684 "Phase2/ configurablehdlctruncation"
!283
· created
Aug 27, 2021
by
Frans Schreuder
Merged
0
updated
Aug 27, 2021
Introduced new decoding egroup for the 8b10b protocol
!274
· created
Jun 24, 2021
by
Frans Schreuder
Merged
0
updated
Aug 24, 2021
Release candidate rc1 4.10
!281
· created
Aug 09, 2021
by
Frans Schreuder
master
Merged
0
updated
Aug 24, 2021
Resolve FLX-1534 "Realignment 8b10b dec nodebug"
!280
· created
Aug 09, 2021
by
Frans Schreuder
master
Merged
0
updated
Aug 24, 2021
Adjustments and new features for LpGBT Pixel readout (FLX-1649)
!282
· created
Aug 19, 2021
by
Marco Trovato
Merged
2
updated
Aug 23, 2021
Fix for ToHost single shot DMA transfers, that transfer one TLP too few if TLP size >= 128 bytes
!279
· created
Aug 06, 2021
by
Frans Schreuder
master
Merged
0
updated
Aug 20, 2021
FLX-1408 Full mode Automated RX Reset
!248
· created
Mar 22, 2021
by
Frans Schreuder
master
Merged
0
updated
Aug 09, 2021
Automated full mode reset and change full mode to AXIs (internally in CRFM)
!272
· created
Jun 08, 2021
by
Frans Schreuder
master
Merged
0
updated
Aug 09, 2021
FLX-1641: Added YARR debug registers, removed RD53B processor registers as the...
!278
· created
Jul 12, 2021
by
Frans Schreuder
Merged
Approved
0
updated
Jul 16, 2021
Prev
1
…
8
9
10
11
12
13
14
15
16
…
23
Next