Skip to content
GitLab
Explore
Sign in
atlas-tdaq-felix
firmware
Merge requests
Open
10
Merged
460
Closed
95
All
565
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Resolve FLX-2435 "Phase2/ lpgbt axis clock 240"
!566
· created
Jun 28, 2024
by
Frans Schreuder
0
updated
Jun 29, 2024
Draft: Implement the HIFIFO into the CRToHost data manager
!565
· created
Jun 28, 2024
by
Frans Schreuder
0
updated
Jun 28, 2024
Draft: Resource reduction for CRFromHost
!562
· created
Jun 25, 2024
by
Marius Wensing
0
updated
Jun 26, 2024
Added FELIG and FMEMU files to VUnit and sigasi files, so changes in FELIX...
!561
· created
Jun 18, 2024
by
Frans Schreuder
0
updated
Jun 28, 2024
Draft: Updated Core1990 (17-05-24 master), signals in decoding and the core1990 fileset
!553
· created
May 23, 2024
by
Frans Schreuder
0
updated
Jun 25, 2024
Resolve FLX-2355
!552
· created
May 21, 2024
by
Frans Schreuder
2
updated
Jun 28, 2024
Draft: connected lti rx to tx channel to front-end. added a select_output variable...
!551
· created
May 15, 2024
by
Frans Schreuder
0
updated
May 23, 2024
Draft: phase2/FLX-1592_feligFLX712_ITkStripsEmu_2024
!539
· created
Mar 26, 2024
by
Frans Schreuder
2
updated
May 10, 2024
Draft: Implemented a very simple IDLE detection circuit to see whether a HDLC e-link is aligned.
!516
· created
Nov 16, 2023
by
Frans Schreuder
0
updated
Nov 16, 2023
Resolve FLX-1886 "Phase2/ flx182 virtual network"
!499
· created
Aug 09, 2023
by
Frans Schreuder
0
updated
May 24, 2024