Skip to content
Snippets Groups Projects
Commit 5c9e7716 authored by Vakhtang Tsulaia's avatar Vakhtang Tsulaia
Browse files

Merge branch 'CaloBCIDAvgAlgToBeginSeq2' into 'master'

Fix for BCIDAvgAlg sequence

See merge request !41427
parents a3f58b11 9e8f7a36
No related branches found
No related tags found
6 merge requests!58791DataQualityConfigurations: Modify L1Calo config for web display,!46784MuonCondInterface: Enable thread-safety checking.,!46776Updated LArMonitoring config file for WD to match new files produced using MT,!45405updated ART test cron job,!42417Draft: DIRE and VINCIA Base Fragments for Pythia 8.3,!41427Fix for BCIDAvgAlg sequence
......@@ -56,7 +56,7 @@ class TrigCaloDataAccessSvc(_TrigCaloDataAccessSvc):
from AthenaCommon.AlgSequence import AlgSequence
topSequence = AlgSequence()
from AthenaCommon.CFElements import findSubSequence
hltBeginSeq = findSubSequence(topSequence, 'HltBeginSeq')
hltBeginSeq = findSubSequence(topSequence, 'HLTBeginSeq')
from CaloRec.CaloBCIDAvgAlgDefault import CaloBCIDAvgAlgDefault
bcidAvgAlg = CaloBCIDAvgAlgDefault(sequence=hltBeginSeq)
......
......@@ -276,6 +276,17 @@ include.block("RecExCond/RecExCommon_flags.py")
from IOVDbSvc.IOVDbSvcConfig import IOVDbSvcCfg
CAtoGlobalWrapper(IOVDbSvcCfg, ConfigFlags)
# ---------------------------------------------------------------
# Create main sequences
# ---------------------------------------------------------------
from AthenaCommon.AlgSequence import AlgSequence
topSequence = AlgSequence()
from AthenaCommon.CFElements import seqOR,parOR
hltTop = seqOR("HLTTop")
hltBeginSeq = parOR("HLTBeginSeq")
hltTop += hltBeginSeq
topSequence += hltTop
#-------------------------------------------------------------
# Setting DetFlags
#-------------------------------------------------------------
......@@ -322,10 +333,6 @@ rec.doTruth = False
for mod in modifierList:
mod.preSetup()
from AthenaCommon.AlgSequence import AlgSequence
topSequence = AlgSequence()
#--------------------------------------------------------------
# Increase scheduler checks and verbosity
#--------------------------------------------------------------
......@@ -405,15 +412,6 @@ createL1PrescalesFileFromMenu(ConfigFlags)
from TrigConfigSvc.TrigConfigSvcCfg import L1ConfigSvcCfg
CAtoGlobalWrapper(L1ConfigSvcCfg,ConfigFlags)
# ---------------------------------------------------------------
# Create main sequences
# ---------------------------------------------------------------
from AthenaCommon.CFElements import seqOR,parOR
hltTop = seqOR("HLTTop")
hltBeginSeq = parOR("HLTBeginSeq")
hltTop += hltBeginSeq
topSequence += hltTop
# ---------------------------------------------------------------
# Event Info setup
# ---------------------------------------------------------------
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment