Skip to content

Using supercells with timing cuts and update on noise

Chiao-Ying Lin requested to merge cylin/athena:21.3 into 21.3

This merge request will: (1) enable towers to be constructed using either the timing cut or max in 5 BCIDs (switch) (2) enable the input supercell container to be configured from python (supercells can be emulated) (3) Update on noise set-up to reduced the dependency on the noise file.

Edited by Chiao-Ying Lin

Merge request reports