This MR brings in the connectivities between the FPGA Data Preparation pipeline and ACTS.
This package is a standalone WIP and this MR will not affect production and validation workflow.
Tagging @yuchou @sabidi