[PCIe] F_IO: use different FPGA pin for Input and Output
As there are many available FPGA pins, and we only need 8 Front Panel IOs, a different pin can be used for Input and Output (for example F_I3 and F_O3 instead of F_IO3)
GitLab jobs artifacts no longer stored forever as of Monday, November 4th 08:30h. Further information under https://cern.ch/otg0152576
As there are many available FPGA pins, and we only need 8 Front Panel IOs, a different pin can be used for Input and Output (for example F_I3 and F_O3 instead of F_IO3)