Skip to content
GitLab
Explore
Sign in
Open
1
Merged
43
Closed
3
All
47
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
removed comment backslashes before new line characters
!24
· created
Aug 05, 2018
by
Jan Pospisil
Merged
updated
Aug 06, 2018
added missing file to the bst_decoder QIP
!25
· created
Aug 05, 2018
by
Jan Pospisil
Merged
updated
Aug 05, 2018
Add missing file to GBT core QIP
!23
· created
Aug 01, 2018
by
Tom Levens
Merged
updated
Aug 01, 2018
Three small fixes
!22
· created
Jul 20, 2018
by
Jan Pospisil
Merged
updated
Jul 21, 2018
Fixed name of InterruptManagerWb port
!19
· created
Jul 02, 2018
by
Jan Pospisil
Merged
updated
Jul 18, 2018
updated IP cores in "vfc_configuration" to Quartus 17.1
!20
· created
Jul 06, 2018
by
Jan Pospisil
Merged
updated
Jul 18, 2018
few improvements/clean-ups
!18
· created
Jan 08, 2018
by
Jan Pospisil
Merged
updated
Mar 20, 2018
Update from working on BMPI
!17
· created
Dec 01, 2017
by
Jan Pospisil
Merged
updated
Dec 04, 2017
Add restart input
!14
· created
Oct 27, 2017
by
Tom Levens
Merged
updated
Nov 14, 2017
modifications to allow DDR3 simulation
!15
· created
Nov 09, 2017
by
Jan Pospisil
ab_ddr3
Merged
updated
Nov 14, 2017
fixed header declaration to conform to standard
!16
· created
Nov 10, 2017
by
Jan Pospisil
Merged
1
updated
Nov 13, 2017
added WbRegField testbench; workaround for GBT simulation
!13
· created
Oct 24, 2017
by
Jan Pospisil
Merged
updated
Nov 10, 2017
Increase timeout on VME Interface
!12
· created
Oct 23, 2017
by
Tom Levens
Merged
updated
Oct 23, 2017
added few Avalon modules
!11
· created
Oct 19, 2017
by
Jan Pospisil
Merged
updated
Oct 19, 2017
Wishbone modules addition
!9
· created
Oct 16, 2017
by
Jan Pospisil
Merged
updated
Oct 16, 2017
Added HDL naming rules
!8
· created
Sep 13, 2017
by
Jan Pospisil
Merged
updated
Sep 13, 2017
Some small fixes
!7
· created
Aug 14, 2017
by
Tom Levens
Merged
updated
Aug 14, 2017
typos
!6
· created
May 24, 2017
by
Jan Pospisil
Merged
updated
May 24, 2017
Split IRQ vector & level into separate registers
!2
· created
Dec 16, 2016
by
Tom Levens
Merged
1
updated
May 17, 2017
Updated links in the vfc_configuration documentation and BstDecoder core
!5
· created
May 17, 2017
by
Jan Pospisil
Merged
updated
May 17, 2017
Prev
1
2
3
Next