Added simulation
The simulation was added/fixed and few more small fixed/updates were done, like:
- better parametrization
- fixed some (System)Verilog warnings
I've copied even more stuff from BI-Cores to keep VFC-HD_System self contained also for the simulation. Is it OK?
Edited by Jan Pospisil