Skip to content

Ddr3 debug

Sarah Seif El Nasr requested to merge sseifeln/Ph2_ACF:DDR3_Debug into Dev

Fixed bug in D19cFWInterface when only sub-set of ROCs are enabled. Modified CICInterface and FEAlignment to enable running with a sub-set of the CBCs on a 2S hybrid/module.

Merge request reports