Explore projects
-
archived 0Updated
-
archived 0Updated
-
archived 0Updated
-
archived 1Updated
-
-
archived 0Updated
-
archived 0Updated
-
Firmware for the na62 first level trigger. It works on a Terasic DE4 board with 8 ethernet connections, 4 of them hosted in two HSMC mezzanines. All the details are described in https://twiki.cern.ch/twiki/bin/viewauth/NA62/TDAQL0tp
archived 0Updated -
Basic pin-out build to check pin-planning and ADC clocking structures
archived 0Updated -
archived 0Updated
-
archived 0Updated
-
archived 0Updated
-
archived 0Updated
-
This repository contains necessary files to test Linear-Regression High-Level Synthesis implementation.
archived 0Updated -
Instantiation of Linear-Regression module in TM Track-Finder extensible firmware framework.
archived 0Updated -
archived 0Updated
-
This repository contains schemes, digital design and documentation of the new MCOI platform, which using Enclustra XU5 module with FPGA ZYNQ (XCZU4EV-SFVC784)
archived 1Updated -
Christos Bakalis / VSB_DAQ
GNU General Public License v3.0 onlyDAQ supervisory board firmware design for VMM/FPGA-bearing boards. It integrates trigger selection logic, a trigger data processing module and busy logic into a single FPGA that connects to multiple front-end nodes.
archived 0Updated -
archived 0Updated
-