Explore projects
-
Francesco Crescioli / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
Lingxin Meng / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53 readout chips
Updated -
sifca / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
David-Leon Pohl / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
Caleb James Smith / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53 readout chips: fork for use at the University of Kansas.
Updated -
Mikkel Weis Kallesoe / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53 readout chips
Updated -
Tobias Bisanz / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53 readout chips
Updated -
Abdelali Slimani Cherif / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53 readout chips
Updated -
Thomas Strebler / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
Devdatta Majumder / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
Sebastien Wertz / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
Andrea Paterno / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53A readout chip
Updated -
silab / bdaq53
BSD 3-Clause "New" or "Revised" LicenseDAQ and test system for the RD53 readout chips
Updated -
-
-
The BTrain-over-WhiteRabbit project provides a set of IP cores that implement a transport layer to be used for transmission of BTrain-related information over WR network. See project wiki
Updated -
The BTrain-over-WhiteRabbit project provides a set of IP cores that implement a transport layer to be used for transmission of BTrain-related information over WR network. See project wiki
Updated -
IP for Caribou Peary firmware: Data FIFO with AXI interface to CPU
Updated -
HW IP core for controlling the pulser on the CaR board over an AXI bus
Updated -
The second implementation of CBC3 backend firmware and the software interface. Intended to be optimized for wafer testing system.
Updated