Explore projects
-
-
The BTrain-over-WhiteRabbit project provides a set of IP cores that implement a transport layer to be used for transmission of BTrain-related information over WR network. See project wiki
Updated -
The BTrain-over-WhiteRabbit project provides a set of IP cores that implement a transport layer to be used for transmission of BTrain-related information over WR network. See project wiki
Updated -
Implementation of CALO data processing module using Intel oneAPI HLS
Updated -
IP for Caribou Peary firmware: Data FIFO with AXI interface to CPU
Updated -
Module for adding timestamp information into the data stream.
Updated -
-
HW IP core for controlling the pulser on the CaR board over an AXI bus
Updated -
BE-CEM-EDL / Common / cheby
GNU General Public License v3.0 or laterUpdated -
CLICdp / ASICs / CLICpix2
GNU General Public License v3.0 onlyRTL and verification code of the CLICpix2 chip.
Updated -
Updated
-
Updated
-
-
Sources, scripts and generated ip-cores. https://github.com/fpgasystems/davos https://github.com/fpgasystems/fpga-network-stack/
Updated -
This is a project with the documentation, firmware and software for the ATLAS Tile Calorimeter read-out link and control board, namely the DaughterBoard.
Updated -
Firmware development for TileCal Daughterboard revision 6
Updated -
This project facilitates the passage and storage of data from a workstation to an external DDR3 memory device on a Stratix 10 GX FPGA board
Updated -
Firmware for Bunch Length Measurement in the CERN PS.
Updated -