Explore projects
-
HDLC for GBT-SCA communication part of DCS work in CRU project.
Archived 0Updated -
-
-
For testing the frequency of Arria 10 Development board
Archived 0Updated -
Archived 0Updated
-
-
This component can able to log inside FPGA frequency value, with accuracy upto 2 decimal digits. (Value Format : XXX.XX00)
Archived 0Updated -
This project contains Si5341 internal PLL programming for 240 MHz generation on Reflex Arria10 Board
Archived 0Updated -
-
Archived 0Updated
-
Archived 0Updated
-
Archived 0Updated
-
Archived 0Updated
-
Archived 0Updated
-
A framework for fast simulation of a generic collider experiment
Archived 0Updated -
Firmware dedicated to the communication with the GBTx ASIC
Archived 0Updated -
Archived 0Updated
-
-
This project is for doing more detail simulation for New_MDT_TDC ssh://git@gitlab.cern.ch:7999/yuliang/New_TDC.git
Archived 1Updated -
Demonstration on how a DSP block instantiated as System Generator model is simulated differently in System Generator than (once exported as an IP Core) in Vivado
Archived 0Updated