fixing TX clock distribution in K7/V7 example design when not using the data generator

This fix should fix the TX clock distribution in the example design for K7/V7 FPGAs, when the data generator is disabled.