Skip to content
Snippets Groups Projects
  1. Nov 08, 2017
  2. Nov 03, 2017
  3. Oct 25, 2017
  4. Oct 06, 2017
    • Werner Wiedenmann's avatar
      Updates for ROB prefetching in Steering and ROBDataProviderSvc (ATR-16622). Cherry-pick of 2a20b7b5 · 5b49f823
      Werner Wiedenmann authored and Oleg Kuprash's avatar Oleg Kuprash committed
      The update adresses the following issues:
      
      1) Synchonize immediately the caches of the DCM and the ROB data provider
         service for prefetching requests and avoid single ROB prefetching requests.
      2) Use proper interface cast for tigger ROB data provider service in steering
         to allow full event building requests issued by steering. Do full event building
         requests only for physics events.
      3) Avoid duplication of methods in the ITrigROBDataProviderSvc_RTT interface with the
         ITrigROBDataProviderSvc and IROBDataProviderSvc interfaces.
      
      
      Former-commit-id: f3392b03
      5b49f823
  5. Oct 02, 2017
    • gerbaudo's avatar
      move formatVecHex8 to Helpers; drop formatHex1 · 559a1cce
      gerbaudo authored
      Details:
      Move the function `formatVecHex8` to L1Topo::Helpers so that it can be
      re-used (it was marked as 'todo').
      Drop the function `formatHex1` that is not being used anywhere.
      
      Former-commit-id: cec092e99fd280af2d35a8348556c3c2a4a34f26
      559a1cce
  6. Sep 26, 2017
  7. Sep 07, 2017
    • gerbaudo's avatar
      reset overflow simulated bits (fixes ATR-16939) · 13d10852
      gerbaudo authored
      Details:
      in !1359 I forgot to reset the simulated overflow bits. This would
      show up as a rootcomp error in the `run_stop_run` test.  This MR fixes
      this bug, and resolves ATR-16939.
      It will also improve the hdw-sim agreement of the overflow bits.
      
      Former-commit-id: b59ae268d0d276744d7195ef62a63501bab448cc
      13d10852
  8. Jul 19, 2017
  9. Jul 18, 2017
  10. Jun 23, 2017
    • gerbaudo's avatar
      add DAQ_ROB_Hdw_vs_CTP_Hdw_Events comparison · 51b00392
      gerbaudo authored
      Details:
      this is an additional monitoring that we need while the ROIB readout
      is scrambled. It compares the trigger bits from L1Topo with the ones
      at the CTP input. The L1Topo bits are OR'ed with the overflow bits, in
      the same way as already done for the ROIB bits in the histogram
      `CTP_Hdw_vs_L1Topo_Hdw_Events`.
      
      Former-commit-id: 55a6854ec52087bf408342b8a8b0a89c5d292e86
      51b00392
    • gerbaudo's avatar
      bugfix: use prescalForDAQROBAccess · 213bfddb
      gerbaudo authored
      Details ROB RDO are read out with a prescale to avoid straining the ROS
      
      
      Former-commit-id: 4eba254ba436fecf53104d0ecb6639d5b2510f59
      213bfddb
    • gerbaudo's avatar
      fix order hdw-sim comparison for DAQ hits · 6bfa7eb3
      gerbaudo authored
      Details:
      The histograms for the hdw-sim comparison using hdw bits from the DAQ
      readout were being filled before `doSimMon`, that is before the
      simulated bits were filled.
      Move the filling of these histograms to a separate function `doSimDaq`
      that is called after `doSimMon`.
      
      Former-commit-id: cf7169f7b4e5638baffbec4ddb97e2fb643656dd
      6bfa7eb3
    • gerbaudo's avatar
      Fill the sim/hdw/simNotHdw/hdwNotSim counters for hdw bits from Daq Rob · 8de8e523
      gerbaudo authored
      Details:
      This will allow us to make the hdw-sim comparison plots also for the
      bits sent over the DAQ ROB.
      
      Note that for the simulation histogram the entries will not be the
      same as for the ROIB existing histo (prescaled filling).
      
      
      Former-commit-id: 65af4865c787e721b50bb686bfe7515103618dc9
      8de8e523
    • gerbaudo's avatar
      L1Topo: add comparison of DAQ TOBs vs. ROI TOBs · 6f6ad891
      gerbaudo authored
      Details:
      This comparison helps detect events in which there is a mismatch
      between the readout of the L1Topo CTP bits in the main "DAQ" (ROS)
      readout which also has the inputs TOBs and the smaller fragment we
      send to the RoIB which just contains the CTP bits.
      
      The comparison of all the words is non-trivial, because of different
      ordering and zero suppression (that is, some TOBs could be missing
      from the DAQ output). So what is being done here is that I compare
      only the 128 decision bits (the overflow bitset is also computed, but
      not being compared for now).
      
      This is done by taking the L1Topo TOBs for BC0 from the DAQ ROB, which
      are available in `daqTobsBC0`, and map them on a bitset[128] in the
      same way being done for `m_triggerBits`, which already contains the
      trigger bits from the ROI TOBs.
      
      This code has been tested with RAW files from 2016 (run 311071, in
      which the readout was working properly) and RAW files from 2017 (run
      324320, for which @landon reported mismatches).
      
      
      Former-commit-id: 6d4590e9eb41590955822774928e5da159087a67
      6f6ad891
  11. Jun 07, 2017
    • gerbaudo's avatar
      add DAQ_ROB_Hdw_vs_CTP_Hdw_Events comparison · 603e65d2
      gerbaudo authored
      Details:
      this is an additional monitoring that we need while the ROIB readout
      is scrambled. It compares the trigger bits from L1Topo with the ones
      at the CTP input. The L1Topo bits are OR'ed with the overflow bits, in
      the same way as already done for the ROIB bits in the histogram
      `CTP_Hdw_vs_L1Topo_Hdw_Events`.
      
      Former-commit-id: 548b52d53d0e6cff948b422970490d53caba1a09
      603e65d2
  12. Jun 04, 2017
    • gerbaudo's avatar
      bugfix: use prescalForDAQROBAccess · 9cd4e917
      gerbaudo authored
      Details ROB RDO are read out with a prescale to avoid straining the ROS
      
      
      Former-commit-id: 3271e6d1cfaafea2e5b7bf11d7d42d62dad1cc06
      9cd4e917
  13. Jun 03, 2017
    • gerbaudo's avatar
      fix order hdw-sim comparison for DAQ hits · cf3b9931
      gerbaudo authored
      Details:
      The histograms for the hdw-sim comparison using hdw bits from the DAQ
      readout were being filled before `doSimMon`, that is before the
      simulated bits were filled.
      Move the filling of these histograms to a separate function `doSimDaq`
      that is called after `doSimMon`.
      
      Former-commit-id: b484d1bc0be7d9a21160d4b51f3c8233d1634c60
      cf3b9931
  14. May 31, 2017
  15. May 30, 2017
  16. May 29, 2017
    • gerbaudo's avatar
      L1Topo: add comparison of DAQ TOBs vs. ROI TOBs · 06767320
      gerbaudo authored
      Details:
      This comparison helps detect events in which there is a mismatch
      between the readout of the L1Topo CTP bits in the main "DAQ" (ROS)
      readout which also has the inputs TOBs and the smaller fragment we
      send to the RoIB which just contains the CTP bits.
      
      The comparison of all the words is non-trivial, because of different
      ordering and zero suppression (that is, some TOBs could be missing
      from the DAQ output). So what is being done here is that I compare
      only the 128 decision bits (the overflow bitset is also computed, but
      not being compared for now).
      
      This is done by taking the L1Topo TOBs for BC0 from the DAQ ROB, which
      are available in `daqTobsBC0`, and map them on a bitset[128] in the
      same way being done for `m_triggerBits`, which already contains the
      trigger bits from the ROI TOBs.
      
      This code has been tested with RAW files from 2016 (run 311071, in
      which the readout was working properly) and RAW files from 2017 (run
      324320, for which @landon reported mismatches).
      
      
      Former-commit-id: 1f6a681c6e26e247cca4113724ad28c8996cde53
      06767320
  17. May 16, 2017
  18. May 15, 2017
    • gerbaudo's avatar
      book and fill overflow counter histos, amends 9626fe7 · 5c790519
      gerbaudo authored
      Details:
      Within `TrigL1TopoROBMonitor::doOverflowSimMon` I was filling the
      histograms with the counters of the hdw-sim decisions, not the
      overflow ones (copy-and-paste mistake).
      
      Now the corresponding 4 overflow histograms (sim, hdw, sim-not-hdw,
      hdw-not-sim) are booked and filled. The XOR histogram used in
      `compBitSets` was already being booked and filled correctly.
      
      
      Former-commit-id: 0aec3da3abcb2e956ed87d24a968f9cb22fdc7bb
      5c790519
    • gerbaudo's avatar
      pull tag TrigOnlineMonitor-20-00-46 from svn · a7cad624
      gerbaudo authored
      This tag was not picked up during the svn --> git transition.
      
      It fixes ATR-14417
      This tag pulls in the two changes below:
      - TrigOnlineMonitor-20-00-44 by @fwinkl: Code modernizatin and remove
        obsolete histogram lock
      - TrigOnlineMonitor-20-00-46 by @gerbaudo: fix ATR-14417
      
      Note to self: these are the commands I used to pull from svn:
      ```
      lsetup git python
      git clone ssh://git@gitlab.cern.ch:7999/gerbaudo/athena.git
      cd athena/
      git remote add upstream ssh://git@gitlab.cern.ch:7999/atlas/athena.git
      git fetch upstream
      git checkout -b pull-TrigOnlineMonitor-20-00-46 upstream/21.1
      svnpull.py HLT/Trigger/TrigMonitoring/TrigOnlineMonitor+tags/TrigOnlineMonitor-20-00-46
      ```
      then add, commit, and push.
      
      
      Former-commit-id: 688309de149ebc77357a7927ae152abebb6d1297
      a7cad624
  19. May 03, 2017
  20. Apr 20, 2017
  21. Mar 30, 2017
  22. Mar 29, 2017
  23. Mar 22, 2017
  24. Mar 06, 2017
  25. Feb 14, 2017
    • Frank Winklmeier's avatar
      LabelsDeflate only if needed (ATR-15812) (TrigServices-20-10-17) · c4088853
      Frank Winklmeier authored
      	* TrigServices-20-10-17
      	* src/HltEventLoopMgr.cxx: remove unnecessary histogram locks, fix some histogram binnings,
      	LabelsDeflate only if needed (ATR-15812)
      
      2017-02-06  Frank Winklmeier  <fwinkl@cern>
      	* TrigServices-20-10-16
      	* src/HltEventLoopMgr.cxx: Fix build failure (ATR-15756), Coverity fixes (17299, 111973)
      	* src/THistSvcHLT.cxx: Fix gcc6 indentation warning
      
      2017-01-27  Frank Winklmeier  <fwinkl@cern>
      	* TrigServices-20-10-15
      	* src/HltEventLoopMgr.cxx: Fix build failure due to Gaudi changes (ATR-15756)
      
      
      Former-commit-id: 1f4da6471b22c8f41c4e2946ee55cdcd8e1d0601
      c4088853
  26. Jan 16, 2017
Loading