Skip to content
GitLab
Explore
Sign in
LHCb
Boole
Merge requests
Open
5
Merged
1
Closed
0
All
6
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Implementation of FT spillover emulation for bunch train cross
!577
· created
May 28, 2024
by
Zehua Xu
Digi17b/2024.06
FT
8
updated
Jun 18, 2024
Draft: Read VELO hit efficiencies in the digitisation
!575
· created
May 21, 2024
by
Laurent Dufour
Digi17b/2024.06
Simulation
VP
ci-test-triggered
34
updated
Jun 19, 2024
Adapt to Detector!442
!567
· created
Apr 22, 2024
by
Louis Henry
Digi17b/2024.06
FT
RTA
cleanup
dependent MR
1
3
updated
May 14, 2024
Unify time alignment in the SiPM tool and make it more flexible
!527
· created
Dec 04, 2023
by
Louis Henry
Digi17b/2024.06
FT
0
updated
May 14, 2024
Adapted VPDepositCreator and VPDigitCreator to read conditions from YAML
!456
· created
Mar 28, 2023
by
David Hutchcroft
Digi17b/2024.06
VP
ci-test-triggered
1
37
updated
Jun 19, 2024