Skip to content
GitLab
Explore
Sign in
Open
0
Merged
3
Closed
1
All
4
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Prepare LHCb v56r0
!4566
· created
May 14, 2024
by
Gloria Corti
Digi17b/2024.05
Simulation
Merged
updated
May 15, 2024
Synchronize master branch with 2024-patches
!4539
· created
Apr 24, 2024
by
Marco Clemencic
Digi17b/2024.05
RTA
Synchronise master with 2024-patches
ci-test-triggered
lhcb-sim11
Merged
12
Approved
updated
Sep 17, 2024
Fix caching of VP ChipStatus condition
!4529
· created
Apr 18, 2024
by
Thomas Latham
Digi17b/2024.05
RTA
Simulation
VP
ci-test-triggered
Merged
29
updated
Sep 17, 2024
Draft: Synchronize master branch with 2024-patches
!4525
· created
Apr 17, 2024
by
Marco Clemencic
Digi17b/2024.05
RTA
Synchronise master with 2024-patches
lhcb-sim11
Closed
7
updated
Apr 24, 2024
