Skip to content

Allow modules without ports to be instantiated

Stefan Biereigel requested to merge module-without-ports into master
  • Make a delimited list of module ports optional in the instantiation
  • Generate braces in the output verilog unconditionally (even when list is empty)
  • Add test case (to be added to CI)
Edited by Szymon Kulis

Merge request reports