Allow modules without ports to be instantiated
- Make a delimited list of module ports optional in the instantiation
- Generate braces in the output verilog unconditionally (even when list is empty)
- Add test case (to be added to CI)
Edited by Szymon Kulis