Skip to content
GitLab
Explore
Sign in
tmrg
tmrg
Merge requests
Open
17
Merged
205
Closed
10
All
232
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Revert "Merge branch 'add_support_for_gates' into 'master'"
!152
· created
Nov 01, 2022
by
Szymon Kulis
Closed
0 of 1 Approvals
0
updated
Jan 17, 2024
Resolve "TMRG blocking procedural assingment"
!151
· created
Oct 11, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
bug
confirmed
Merged
Approved
2
updated
Oct 12, 2022
Fix CI
!150
· created
Oct 07, 2022
by
Szymon Kulis
Merged
Approved
0
updated
Oct 07, 2022
Resolve "Expressions in case items are not output correctly"
!149
· created
Oct 07, 2022
by
Marco Andorno
bug
Merged
Approved
2
updated
Oct 07, 2022
Resolve "Support for Verilog attributes"
!148
· created
Oct 07, 2022
by
Marco Andorno
Merged
Approved
2
updated
Oct 07, 2022
Increased recursion limit for ECOND formatter
8 of 8 checklist items completed
!147
· created
Apr 04, 2022
by
Matteo Lupi
FNAL wishlist
Merged
Approved
0
updated
Apr 04, 2022
Add releases scripts
!146
· created
Mar 10, 2022
by
Matteo Lupi
documentation
feature
Merged
Approved
4
updated
Feb 09, 2024
Resolve "TMRG results are not reproducible across various platforms"
!145
· created
Mar 04, 2022
by
Szymon Kulis
Merged
Approved
0
updated
Mar 10, 2022
Allow params in library files
!144
· created
Feb 23, 2022
by
Szymon Kulis
bug
Merged
Approved
0
updated
Feb 23, 2022
Specify UTF encoding for all file access
!143
· created
Feb 22, 2022
by
Szymon Kulis
0 of 1 Approvals
0
Resolve "TMRG inverts import/localparam order in triplicated file"
!142
· created
Feb 14, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
bug
Merged
Approved
6
updated
Feb 18, 2022
Draft: Resolve "Generate-for-loop failing with begin-end delimiter missing"
!141
· created
Feb 04, 2022
by
Matteo Lupi
SystemVerilog
bug
0 of 1 Approvals
1
updated
Feb 21, 2022
Draft: Resolve "For-loop in always block and generate-for-loop with same index causing issues"
!140
· created
Feb 04, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
bug
0 of 1 Approvals
3
updated
May 09, 2023
Resolve "Add support for unpacked arrays of packed arrays as localparam"
!139
· created
Feb 02, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
feature
Merged
Approved
0
updated
Feb 03, 2022
Resolve "Add support for always_ff and asynchronous reset"
!138
· created
Feb 02, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
feature
Merged
Approved
0
updated
Feb 13, 2024
Resolve "TMRG does not correctly triplicate generate-for loops for"
!137
· created
Jan 27, 2022
by
Szymon Kulis
FNAL wishlist
SystemVerilog
bug
Merged
Approved
1
updated
Jan 28, 2022
Resolve "Add support for package parameters in I/O width"
!136
· created
Jan 24, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
feature
Merged
Approved
0
updated
Jan 28, 2022
Resolve "Add support for RHS casting"
!135
· created
Jan 21, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
feature
Merged
Approved
0
updated
Jan 28, 2022
Resolve "Add support for Systemverilog localparam"
!134
· created
Jan 21, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
feature
Merged
Approved
2
updated
Jan 23, 2022
Draft: Resolve "Follow-up from "Resolve "Add support for sizes in unpacked array definition”: add support for voted"
!133
· created
Jan 18, 2022
by
Matteo Lupi
FNAL wishlist
SystemVerilog
feature
0 of 1 Approvals
7
updated
Feb 07, 2022
Prev
1
2
3
4
5
6
7
8
9
…
12
Next