Skip to content
GitLab
Explore
Sign in
DESYER1
Code
Review changes
Check out branch
Download
Patches
Plain diff
Jona Dilg
requested to merge
jdilg/pearyfork:DESYER1
into
master
May 15, 2024
Overview
9
Commits
55
Pipelines
23
Changes
6
Expand
added DESYER1 device skeleton
set up bias voltages and currents, tested on test board
added rough structure for slow-control (will be flashed out once the FPGAs have been programmed)
Merge request reports