Skip to content
GitLab
Explore
Sign in
HPTD
tclink
Merge requests
Open
6
Merged
26
Closed
2
All
34
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Some more improvements for the Vivado IP core creation scripts
!34
· created
Mar 14, 2024
by
Jeroen Hegeman
0
updated
Apr 19, 2024
Improve ip core creation script. (This is an easy one.)
!33
· created
Mar 13, 2024
by
Jeroen Hegeman
0
updated
Apr 03, 2024
Improve ip core creation script. (This is an easy one.)
!32
· created
Mar 13, 2024
by
Jeroen Hegeman
Closed
1
updated
Mar 13, 2024
Port example/demo projects to Vivado 2023.2
!31
· created
Feb 26, 2024
by
Jeroen Hegeman
0
updated
Feb 26, 2024
A possible fix for issue #4
!30
· created
Feb 26, 2024
by
Jeroen Hegeman
0
updated
Feb 26, 2024
Introduce separate DFE and LPM versions of the transceivers
!29
· created
Jun 30, 2023
by
Jeroen Hegeman
0
updated
Mar 13, 2024
Fix a Vivado complaint about an inferred latch
!28
· created
Jun 28, 2023
by
Jeroen Hegeman
0
updated
Mar 13, 2024
Add missing ports to a component definition
!27
· created
Sep 01, 2022
by
Jeroen Hegeman
Merged
0
updated
Sep 09, 2022
Further improvements to the IP core (re)creation machinery
!26
· created
Sep 27, 2021
by
Jeroen Hegeman
Merged
0
updated
Dec 06, 2021
Make recreation of example design optional
!25
· created
Sep 03, 2021
by
Jeroen Hegeman
Merged
0
updated
Sep 08, 2021
Improve IP core (re)creation script a bit
!24
· created
Aug 31, 2021
by
Jeroen Hegeman
Merged
0
updated
Sep 02, 2021
Add a few improvements to the 'follower' MMCM
!23
· created
Aug 31, 2021
by
Jeroen Hegeman
Merged
0
updated
Sep 02, 2021
Remove the last (?) left-over Xilinx-licensed files from the repo
!22
· created
Jul 19, 2021
by
Jeroen Hegeman
Merged
0
updated
Jul 19, 2021
Fix some sloppiness with signals in different clock domains
!21
· created
Jul 15, 2021
by
Jeroen Hegeman
Merged
0
updated
Jul 15, 2021
Improve diagnostics for when closing the loop does not work, or for when the loop opens itself
!20
· created
Jul 13, 2021
by
Jeroen Hegeman
Merged
0
updated
Jul 14, 2021
Implement a 'freeze controller phase error value for read-out' feature
!19
· created
Jul 08, 2021
by
Jeroen Hegeman
Merged
0
updated
Jul 08, 2021
Transform IP core info into Tcl scripts to satisfy Xilinx licensing terms
!18
· created
Jun 30, 2021
by
Jeroen Hegeman
Merged
0
updated
Jul 19, 2021
Robustify TCLink channel controller
!17
· created
Jun 28, 2021
by
Jeroen Hegeman
Merged
0
updated
Jun 29, 2021
TLlink improvements 20210408
!16
· created
Apr 08, 2021
by
Jeroen Hegeman
Merged
0
updated
Apr 08, 2021
Various small TCLink improvements
!15
· created
Jan 26, 2021
by
Jeroen Hegeman
Merged
0
updated
Jan 27, 2021
Prev
1
2
Next