versals_zynq_examples_and_theory

• Added complete example designs for Versal Prime, Premium and Zynq US+
• DRP / APB3 interface conversion for Versal's ACAP GTs (VHDL code in example designs)
• Added theory document to detail the working principle, with tests and measurements
• Added a report on Versal GTs phase determinism