Split mux and demux into "quad sized" entities

Currently the multiplexer and demultiplexer units are single entities. It may help routing (and fix timing problems in !1 (merged)) if these were split into smaller units each operating on 4 links (i.e. one for each quad/clock region on the FPGA).