Figure out the lane mapping for down elinks from different DPs for zaza board v0 when running with felix-star
Not able to configure the FE chip while running YARR calibration scans from display ports other than 2 (downlink=0) and 3 (downlink=2). Lane mapping provided from Zaza seems inconsistent with enabled links for felix-toflx process.