Skip to content
GitLab
Explore
Sign in
Open
0
Merged
31
Closed
3
All
34
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Changed CRC16_LTI, see FLX-2502
!34
· created
Dec 17, 2024
by
Frans Schreuder
Merged
updated
Dec 17, 2024
Simulation fixes. Added top file to separate fileset (no part of the...
!33
· created
Dec 03, 2024
by
Nayib Boukadida
VersalPremium
Merged
updated
Dec 03, 2024
Interlaken tx/rx lanes now reset by transceiver resetdone instead of external...
!32
· created
Nov 05, 2024
by
Nayib Boukadida
Merged
updated
Nov 05, 2024
FLX-1592: Add FIRMWARE_MODE_FELIG_STRIP to FELIX_package.vhd
!31
· created
Oct 25, 2024
by
Ryan Quinn
Merged
updated
Oct 25, 2024
Intel fpga 2
!30
· created
Apr 22, 2024
by
Nayib Boukadida
Merged
updated
Apr 22, 2024
Master
!28
· created
Mar 18, 2024
by
Nayib Boukadida
status_signals
Merged
updated
Mar 18, 2024
Gitlab ci test
!27
· created
Feb 27, 2024
by
Nayib Boukadida
Merged
updated
Feb 27, 2024
Burst format fix
!26
· created
Feb 26, 2024
by
Nayib Boukadida
status_signals
Merged
updated
Feb 26, 2024
Merge for added fix short burst messages (with SEOP)
!25
· created
Feb 02, 2024
by
Nayib Boukadida
status_signals
Merged
updated
Feb 02, 2024
Vcu128 felix mezzanine
!24
· created
Oct 19, 2023
by
Nayib Boukadida
Merged
updated
Oct 19, 2023
Merge status ILA and reset CDC improvement from master into mergeVMK180
!23
· created
Aug 09, 2023
by
Nayib Boukadida
mergeVMK180
Merged
updated
Aug 09, 2023
Added ILA for monitoring status signals per lane
!22
· created
Aug 09, 2023
by
Nayib Boukadida
Merged
updated
Aug 09, 2023
Clk per lane
!20
· created
Jun 09, 2023
by
Nayib Boukadida
Merged
updated
Jun 09, 2023
Reset vio
!19
· created
Jun 05, 2023
by
Nayib Boukadida
Merged
updated
Jun 05, 2023
Vcu108
!18
· created
May 22, 2023
by
Nayib Boukadida
Merged
updated
May 22, 2023
Error signals
!17
· created
May 12, 2023
by
Nayib Boukadida
Merged
updated
May 12, 2023
Interface reset, axis_clk and descrambler_lock now synced to own quad clocks...
!16
· created
May 12, 2023
by
Nayib Boukadida
Merged
updated
May 12, 2023
Generating EOP for packet that is followed by IDLE words (no valid data after)
!15
· created
Apr 24, 2023
by
Nayib Boukadida
Merged
updated
Apr 24, 2023
Versal vmk180 interlaken
!10
· created
Mar 18, 2022
by
Tong Xu
mergeVMK180
Merged
updated
Feb 09, 2023
Minor improvements
!13
· created
Oct 28, 2022
by
Filiberto Bonini
Merged
updated
Nov 28, 2022
Prev
1
2
Next
