Fixed some FELIG bitfields case: bitfields should be all in capitals

The FELIG registers in master gave an error in flx-config list because they were not all in capitals. No impact on firmware because VHDL is case insensitive