Improve timing constraints (and fix reset for 240MHz clock domain) for GBT mode FLX712

Frans Schreuderrequested to merge
FLX-1834_Improve_timing_constraints into master

Also includes ILA over PCIe support

Edited by Frans Schreuder

Merge request reports