inserting a very short delay after every HDLC packet (test fix for FLX-1826)

inserting a very short delay after every HDLC packet to simulate the behaviour of the Phase1 firmware, try to fix remaining issue in FLX-1826