Skip to content
Snippets Groups Projects

Resolve FLX-2440 "Phase2/ flx182 constraints"

Merged Frans Schreuder requested to merge phase2/FLX-2440_FLX182_constraints into phase2/master
Compare and Show latest version
3 files
+ 2
89
Compare changes
  • Side-by-side
  • Inline
Files
3
{
"design": {
"design_info": {
"boundary_crc": "0xAF5ECC3EEF902C5B",
"boundary_crc": "0xBC9C1847F27460BD",
"device": "xcvm1802-vsva2197-1MP-e-S",
"gen_directory": "../../../../FLX182_FELIX.gen/sources_1/bd/BNL182",
"name": "transceiver_versal_LTITTC",
@@ -18,8 +18,6 @@
"urlp": "",
"xlcp": "",
"util_ds_buf": "",
"bufg_gt_0": "",
"bufg_gt_3": "",
"bufg_gt1": "",
"xlconstant_0": ""
},
@@ -412,28 +410,6 @@
"ch0_rxbyteisaligned_ext_0": {
"direction": "O"
},
"refclk_odiv2": {
"type": "gt_usrclk",
"direction": "O",
"parameters": {
"CLK_DOMAIN": {
"value": "transceiver_versal_LTITTC_util_ds_buf_0_IBUF_DS_ODIV2",
"value_src": "ip_prop"
},
"FREQ_HZ": {
"value": "156250000",
"value_src": "ip_prop"
},
"PARENT_ID": {
"value": "undef",
"value_src": "default"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
}
}
},
"ch0_rxslide_ext_0": {
"direction": "I"
},
@@ -468,28 +444,6 @@
"ch0_txpolarity_ext_0": {
"direction": "I"
},
"usrclk_0": {
"type": "gt_usrclk",
"direction": "O",
"parameters": {
"CLK_DOMAIN": {
"value": "transceiver_versal_LTITTC_GT_REFCLK1_0",
"value_src": "ip_prop"
},
"FREQ_HZ": {
"value": "100000000",
"value_src": "ip_prop"
},
"PARENT_ID": {
"value": "undef",
"value_src": "default"
},
"PHASE": {
"value": "0.0",
"value_src": "ip_prop"
}
}
},
"usrclk_1": {
"type": "gt_usrclk",
"direction": "O",
@@ -882,20 +836,6 @@
}
}
},
"bufg_gt_0": {
"vlnv": "xilinx.com:ip:bufg_gt:1.0",
"ip_revision": "8",
"xci_name": "transceiver_versal_LTITTC_bufg_gt_0_0",
"xci_path": "ip/transceiver_versal_LTITTC_bufg_gt_0_0/transceiver_versal_LTITTC_bufg_gt_0_0.xci",
"inst_hier_path": "bufg_gt_0"
},
"bufg_gt_3": {
"vlnv": "xilinx.com:ip:bufg_gt:1.0",
"ip_revision": "8",
"xci_name": "transceiver_versal_LTITTC_bufg_gt_3_0",
"xci_path": "ip/transceiver_versal_LTITTC_bufg_gt_3_0/transceiver_versal_LTITTC_bufg_gt_3_0.xci",
"inst_hier_path": "bufg_gt_3"
},
"bufg_gt1": {
"vlnv": "xilinx.com:ip:bufg_gt:1.0",
"ip_revision": "8",
@@ -991,8 +931,7 @@
"GT_REFCLK1_0_1": {
"ports": [
"GT_REFCLK1_0",
"gt_quad_base/GT_REFCLK1",
"bufg_gt_3/outclk"
"gt_quad_base/GT_REFCLK1"
]
},
"apb3clk_gt_bridge_ip_0_1": {
@@ -1007,12 +946,6 @@
"rxusrclk_div6"
]
},
"bufg_gt_0_usrclk": {
"ports": [
"bufg_gt_0/usrclk",
"refclk_odiv2"
]
},
"bufg_gt_1_usrclk": {
"ports": [
"bufg_gt_1/usrclk",
@@ -1023,12 +956,6 @@
"gt_quad_base/ch3_txusrclk"
]
},
"bufg_gt_3_usrclk": {
"ports": [
"bufg_gt_3/usrclk",
"usrclk_0"
]
},
"bufg_gt_usrclk1": {
"ports": [
"bufg_gt/usrclk",
@@ -1318,12 +1245,6 @@
"gt_bridge_ip_0/gtpowergood"
]
},
"util_ds_buf_IBUF_DS_ODIV2": {
"ports": [
"util_ds_buf/IBUF_DS_ODIV2",
"bufg_gt_0/outclk"
]
},
"util_ds_buf_IBUF_OUT": {
"ports": [
"util_ds_buf/IBUF_OUT",
Loading