Skip to content
GitLab
Explore
Sign in
atlas-tdaq-felix
firmware
Merge requests
Open
8
Merged
451
Closed
94
All
553
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Questa sim fixes
!61
· created
May 02, 2019
by
Frans Schreuder
master
Merged
0
updated
Sep 03, 2019
support for 16 bits e-links according to spec.
!84
· created
Aug 26, 2019
by
Frans Schreuder
FLX-1000_semistatic_change
Merged
0
updated
Sep 03, 2019
Add busy features
!87
· created
Sep 03, 2019
by
Frans Schreuder
master
Merged
0
updated
Sep 04, 2019
Flx 1000 semistatic change no16b
!86
· created
Sep 03, 2019
by
Frans Schreuder
master
Merged
1
updated
Sep 04, 2019
Flx 1023 stream id bits
!88
· created
Sep 04, 2019
by
Frans Schreuder
master
Merged
0
updated
Sep 04, 2019
Applied fixes due to changes in the IP core of the Xilinx PCIe endpoints (due...
!89
· created
Sep 05, 2019
by
Frans Schreuder
master
Merged
0
updated
Sep 09, 2019
Fixed HAS_STREAM_ID bitfields, they could not fit in the GBT_CONFIG regs, so created a new set.
!90
· created
Sep 09, 2019
by
Frans Schreuder
master
Merged
0
updated
Sep 10, 2019
Changed PCIe DevIDs to Cern ones (10DC:0427 / 10DC:0428)
!91
· created
Sep 09, 2019
by
Frans Schreuder
master
Merged
0
updated
Sep 13, 2019
Reverted the file FELIX_gbt_wrapper_V7.vhd to before GBT2CR_RST merge to...
!95
· created
Oct 01, 2019
by
Frans Schreuder
master
Merged
0
updated
Oct 02, 2019
Flx 1042 add interrupt test
!97
· created
Oct 23, 2019
by
Frans Schreuder
master
Merged
0
updated
Oct 23, 2019
Release candidate rm4.8
!96
· created
Oct 22, 2019
by
Frans Schreuder
master
Merged
1
updated
Nov 01, 2019
Added support for CREnableFromHost generic in FULL mode
!98
· created
Oct 25, 2019
by
Frans Schreuder
master
Merged
Approved
2
updated
Nov 14, 2019
Uvvm sim2
!103
· created
Nov 07, 2019
by
Frans Schreuder
master
Merged
0
updated
Nov 14, 2019
Added FELIG ITK Strips registers
!102
· created
Nov 06, 2019
by
Frans Schreuder
master
Merged
0
updated
Nov 21, 2019
Flx 634 frequency meter
!100
· created
Oct 25, 2019
by
Frans Schreuder
master
Merged
0
updated
Nov 27, 2019
Gitlab ci
!105
· created
Nov 27, 2019
by
Frans Schreuder
master
Merged
0
updated
Nov 27, 2019
Removed illegal bits > 64 from XOFF_FM_CH_FIFO_THRESH_* for channels > 11 on...
!106
· created
Nov 28, 2019
by
Frans Schreuder
master
Merged
0
updated
Nov 28, 2019
Phase2/block design changes
!104
· created
Nov 21, 2019
by
Frans Schreuder
Merged
0
updated
Nov 29, 2019
Add crc20 test bench
!117
· created
Dec 12, 2019
by
Frans Schreuder
master
Merged
0
updated
Dec 12, 2019
Increase FPGA firmware load speed
!119
· created
Jan 06, 2020
by
Kai Chen
master
Merged
0
updated
Jan 13, 2020
Prev
1
2
3
4
5
6
7
8
…
23
Next