Readout to 240MHz
All readout logic is set at 240MHz, no timing violation. No improvement is reached in occupancy, meaning that it is not possible to optimise more the readout logic.
All readout logic is set at 240MHz, no timing violation. No improvement is reached in occupancy, meaning that it is not possible to optimise more the readout logic.