Skip to content

GitLab

  • Menu
Projects Groups Snippets
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
  • Sign in
  • athena athena
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Locked Files
  • Jira
    • Jira
  • Merge requests 200
    • Merge requests 200
  • Deployments
    • Deployments
    • Releases
  • Packages & Registries
    • Packages & Registries
    • Container Registry
  • Analytics
    • Analytics
    • Value stream
    • Code review
    • Issue
    • Repository
  • Activity
  • Graph
  • Commits
Collapse sidebar
  • atlas
  • athenaathena
  • Merge requests
  • !20702

Merged
Created Jan 28, 2019 by Soshi Tsuno@stsunoDeveloper

Add functionality to disable the timing simulation for MC-MC overlay (ATLASRECTS-4789)

  • Overview 13
  • Commits 2
  • Pipelines 2
  • Changes 3

For the new pileup overlay scheme (standard overlay v.s. RDO-RDO overlay), we observe the difference in the pixel holes. Suspicious part is the timing simulation at digitization.

So, to test this hypothesis, we add a flag to disable the timing simulation.

The default is "False", therefore, it passes the T0 test. The result is attached. RunTier0Tests.log

Assignee
Assign to
Reviewer
Request review from
Time tracking
Source branch: atlasrects-4789